Benzer Materyaller: DESIGN AND PERFORMANCE ANALYSIS OF LOW POWER LOW NOISE DUAL GATED GRAPHENE-MOSFET BASED VCO FOR WIRELESS APPLICATIONS /
- DESIGN AND ANALYSIS OF AN ARFA EFFICIENT AND LOW POWER VCO BASED ADC FOR BIOMEDICAL APPLICATIONS /
- DESIGN AND ANALYSIS OF LOW NOISE LOW POWER FREQUENCY SYNTHESIZERS FOR WIRELESS COMMUNICATIONS USING 90 NM CMOS TECHNOLOGY
- DESIGN AND PERFORMANCE ANALYSIS OF A LOW POWER SMALL AREA RFID TRANSPONDER FOR WIRELESS COMMUNICATION APPLICATIONS /
- PHYSICS BASED MODELING AND CIRCUIT LEVEL EVALUATION OF SI-ON SIC MOSFET FOR HIGH-SPEED AND LOW POWER VLSI APPLICATIONS /
- DESIGN AND PERFORMANCE ANALYSIS OF A LOW POWER SMALL AREA RFID TRANSPONDER FOR WIRELESS COMMUNICATION APPLICATIONS
- FEBRICATION AND PERFORMANCE EVALUATION OF LOW COST HIGH IMPACT RESISTANT COMPOSITE /
Konu (Topic): Electrical, Electronic and Communication Engineering
- PERFORMANCE ANALYSIS OF AN OPTICAL CROSS CONNECT AT DWDM SYSTEM /
- AVAILABLE TRANSFER CAPABILITY ASSESSMENT OF THE WESTERN GRID OF BANGLADESH POWER SYSTEM /
- PERFORMANCE ANALYSIS OF DIFFERENT TRACKING FILTERS FOR IMPROVING ACCURACY IN RADAR DETECTION /
- A STUDY ON PARAMETRIC ANALYSIS OF CARBON NANO TUBE ORGANIC SOLAR CELLS /
- DEVELOPMENT OF A QUANTUM MECHANICAL DEVICE SIMULATOR FOR MOS DEVICES: A SCHRODINGER APPROACH /
- POWER QUALITY DISTURBANCE CLASSIFICATION USING FREQ ENCY DOMAIN FEATURES /
Konu (Topic): This Thesis paper of EECE in M.Sc. program
- ENHANCED DETECTION AND ANOMALY IDENTIFICATION IN CHIPLESS RFID SYSTEMS USING SCALABLE MACHINE LEARNING MODELS /
- MILLIMETER WAVE ON-CHIP DIELECTRIC RESONATOR ANTENNAS FOR ENHANCED BODY-CENTRIC WIRELESS COMMUNICATION /
- DESIGN AND PERFORMANCE ANALYSIS OF LOW POWER LOW NOISE DUAL GATED GRAPHENE-MOSFET BASED VCO FOR WIRELESS APPLICATIONS /
Yazar: Reza, Md Selim
Yazar: Supervised by Lt Col Md Tawfiq Amin
- A CONTROL-OPTIMIZED AND ULTRA-COMPACT CRYPTOGRAPHIC VLSI ARCHITECTURE FOR ENHANCED DATA SECURITY /
- DESIGN AND ANALYSIS OF ENERGY EFFECIENT SRAM ARRAY USING 8T SRAM CELL WITH IN-MEMORY MAC CAPABILITIES FOR EDGE AI APPLICAATIONS /
- PHYSICS BASED MODELING AND CIRCUIT LEVEL EVALUATION OF SI-ON SIC MOSFET FOR HIGH-SPEED AND LOW POWER VLSI APPLICATIONS /
- DESIGN AND PERFORMANCE ANALYSIS OF LOW POWER LOW NOISE DUAL GATED GRAPHENE-MOSFET BASED VCO FOR WIRELESS APPLICATIONS /
- DESIGN AND ANALYSIS OF A 5GB/S HALF-RATE CLOCK AND DATA RECOVERY CIRCUIT IN 90 NM CMOS TECHNOLOGY /
- DESIGN AND ANALYSIS OF AN ARFA EFFICIENT AND LOW POWER VCO BASED ADC FOR BIOMEDICAL APPLICATIONS /