Seol mar théacs é seo: Design of a Phase Locked Loop by using 50nm CMOS Technology